

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 58-084461

(43)Date of publication of application : 20.05.1983

(51)Int.Cl.

H01L 29/78
H01L 27/06
// H02H 7/20
H03F 1/00

(21)Application number : 56-181140

(71)Applicant : HITACHI LTD

(22)Date of filing : 13.11.1981


(72)Inventor : ITO HIDESHI

(54) INSULATING GATE TYPE SEMICONDUCTOR DEVICE

(57)Abstract:

PURPOSE: To obtain a vertical MOSFET advantageous for preventing electrostatic breakdown by electrically connecting an internal impurity introducing layer to a source and integrally connecting an external impurity introducing layer to a semiconductor gate.

CONSTITUTION: Since structure in which an internal N⁺ diffusion region 7c surrounded by a looped PN junction is connected to a source electrode and an external N⁺ diffusion region 7b is connected to a gate electrode is formed in a back-to-back protective diode using a polycrystal Si layer, the protective diode can be formed at the arbitrary position of the substrate of the MOSFET, size and shape can freely be selected as compared to the case when a slender NPN junction is shaped along the periphery of the substrate as seen in the conventional devices, and a layout is also extremely easy. Electrostatic breakdown can effectively be prevented by forming such a protective diode in parallel between the gate and the source.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]